In this article we clearly show that both equally downsides might be eliminated in CNT-based PTL circuits via threshold voltage engineering and combining PTL circuits with CMOS inverters. Basic logic gates such as OR and AND, as well as the extra advanced whole adder, multiplexer (MUX) and demultipl